Integration of cache related preemption delay analysis into a priority assignment algorithm

Hai-Nam Tran 1 Frank Singhoff 2 Stéphane Rubini 1 Jalil Boukhobza 1
1 Lab-STICC_UBO_CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance, UBO - Université de Brest
2 UBO - Université de Brest
Abstract : Handling cache related preemption delay (CRPD) in pre-emptive scheduling context for real-time systems stays an open issue despite of its practical importance. Priority assignment algorithms and feasibility tests are usually based on the assumption that the preemption cost is negligible. Then, a system that could be schedulable on design time can fail to meet its timing constraints in practice due to preemption costs. In this article, we propose a simple approach to take into account the CRPD when performing priority assignment. The goal is to have a priority assignment algorithm which guarantees the schedulability of systems when tasks suffer CRPD on run-time. For such a purpose, we propose an extension of the feasibility test of Audsley and illustrate it with some examples. An implementation of our priority assignment method has been integrated to the Cheddar scheduling analyzer. A comparison of the proposed algorithm with classical priority assignment algorithms is achieved.
Keywords : Real-Time Embedded System Real-Time Scheduling Priority Assignment
Document type :
Conference papers
Complete list of metadatas
https://hal.univ-brest.fr/hal-01166868
Contributor : Hai Nam Tran <>
Submitted on : Thursday, September 15, 2016 - 3:12:44 PM
Last modification on : Friday, December 13, 2019 - 10:42:08 AM
Long-term archiving on: Friday, December 16, 2016 - 1:02:35 PM

Files

ewili14-2_pages.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01166868, version 2

Collections

CNRS | UNIV-BREST | INSTITUT-TELECOM | LAB-STICC_ENIB | ENIB | LAB-STICC | LAB-STICC_UBO | IBNM

Citation

Hai-Nam Tran, Frank Singhoff, Stéphane Rubini, Jalil Boukhobza. Integration of cache related preemption delay analysis into a priority assignment algorithm . EWiLi'14, The 4th Embedded Operating Systems Workshop., Sep 2014, Lisbon, Portugal. ⟨hal-01166868v2⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

145

Files downloads

331

Contact

Informations

CCSD