Laguerre-Gram reduced order modeling applied to VLSI circuit interconnects - Université de Bretagne Occidentale Accéder directement au contenu
Communication Dans Un Congrès Année : 2005

Laguerre-Gram reduced order modeling applied to VLSI circuit interconnects

Résumé

Reduced order modeling has become a vital tool for decreasing computational cost in time domain simulations. In this paper we present a Laguerre-Gram model-order reduction technique applied to admittance matrices of circuit interconnect lines. We show reduction results for a single line and for a system of two coupled lines but also an iterative solution for obtaining better low order approximations of delayed signals.
Fichier principal
Vignette du fichier
IEEEPrime2005.pdf (193.78 Ko) Télécharger le fichier
Origine : Fichiers éditeurs autorisés sur une archive ouverte
Loading...

Dates et versions

hal-00469005 , version 1 (01-04-2010)

Identifiants

Citer

Mihai Telescu, Pascale Bréhonnet, Noël Tanguy, Pierre Vilbé, Léon-Claude Calvez. Laguerre-Gram reduced order modeling applied to VLSI circuit interconnects. IEEE PRIME (Ph.D. Research in Microelectronics and Electronics), Jul 2005, Lausanne, Switzerland. pp.119 - 122, ⟨10.1109/RME.2005.1542951⟩. ⟨hal-00469005⟩
94 Consultations
307 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More