Laguerre-Gram reduced order modeling applied to VLSI circuit interconnects - Université de Bretagne Occidentale Access content directly
Conference Papers Year : 2005

Laguerre-Gram reduced order modeling applied to VLSI circuit interconnects

Abstract

Reduced order modeling has become a vital tool for decreasing computational cost in time domain simulations. In this paper we present a Laguerre-Gram model-order reduction technique applied to admittance matrices of circuit interconnect lines. We show reduction results for a single line and for a system of two coupled lines but also an iterative solution for obtaining better low order approximations of delayed signals.
Fichier principal
Vignette du fichier
IEEEPrime2005.pdf (193.78 Ko) Télécharger le fichier
Origin Publisher files allowed on an open archive
Loading...

Dates and versions

hal-00469005 , version 1 (01-04-2010)

Identifiers

Cite

Mihai Telescu, Pascale Bréhonnet, Noël Tanguy, Pierre Vilbé, Léon-Claude Calvez. Laguerre-Gram reduced order modeling applied to VLSI circuit interconnects. IEEE PRIME (Ph.D. Research in Microelectronics and Electronics), Jul 2005, Lausanne, Switzerland. pp.119 - 122, ⟨10.1109/RME.2005.1542951⟩. ⟨hal-00469005⟩
94 View
312 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More