Skip to Main content Skip to Navigation
New interface
Conference papers

A Meta Model Supporting both Hardware and Smalltalk-based Execution of FPGA Circuits

Abstract : High level synthesis (HLS) refers to an automated process that creates a digital hardware from an algorithmic description of some computation. From the perspective of Smalltalk, this process consists of converting code from the oriented object level to the register transfer level (RTL), that supports direct compilation to the hardware level. In this paper, we present first steps to achieve this process. We introduce a Smalltalk-based meta-model that allows expressing descriptions (i.e. models) of digital circuits. These descriptions can be materialized as Smalltalk code. A such circuit description can be run on top of the Smalltalk VM, simulating the parallelism intrinsic of hardware. Alternatively, it can be compiled into a binary representation directly transferable to FPGA chips, which can run and exchange data with Smalltalk objects.
Complete list of metadata

Cited literature [16 references]  Display  Hide  Download
Contributor : Loic Lagadec Connect in order to contact the contributor
Submitted on : Tuesday, January 14, 2020 - 12:03:25 PM
Last modification on : Tuesday, November 8, 2022 - 6:58:04 AM
Long-term archiving on: : Wednesday, April 15, 2020 - 5:09:33 PM


IWST_2015_submission_6 (1).pdf
Files produced by the author(s)



Xuan Sang Le, Loic Lagadec, Luc Fabresse, Jannik Laval, Noury Bouraqadi. A Meta Model Supporting both Hardware and Smalltalk-based Execution of FPGA Circuits. IWST 2015, ESUG, Jul 2015, Bressia, Italy. ⟨10.1145/2811237.2811296⟩. ⟨hal-01179466⟩



Record views


Files downloads