A Meta Model Supporting both Hardware and Smalltalk-based Execution of FPGA Circuits - Université de Bretagne Occidentale Access content directly
Conference Papers Year : 2015

A Meta Model Supporting both Hardware and Smalltalk-based Execution of FPGA Circuits

Abstract

High level synthesis (HLS) refers to an automated process that creates a digital hardware from an algorithmic description of some computation. From the perspective of Smalltalk, this process consists of converting code from the oriented object level to the register transfer level (RTL), that supports direct compilation to the hardware level. In this paper, we present first steps to achieve this process. We introduce a Smalltalk-based meta-model that allows expressing descriptions (i.e. models) of digital circuits. These descriptions can be materialized as Smalltalk code. A such circuit description can be run on top of the Smalltalk VM, simulating the parallelism intrinsic of hardware. Alternatively, it can be compiled into a binary representation directly transferable to FPGA chips, which can run and exchange data with Smalltalk objects.
Fichier principal
Vignette du fichier
IWST_2015_submission_6 (1).pdf (1.2 Mo) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

hal-01179466 , version 1 (14-01-2020)

Identifiers

Cite

Xuan Sang Le, Loic Lagadec, Luc Fabresse, Jannik Laval, Noury Bouraqadi. A Meta Model Supporting both Hardware and Smalltalk-based Execution of FPGA Circuits. IWST 2015, ESUG, Jul 2015, Bressia, Italy. ⟨10.1145/2811237.2811296⟩. ⟨hal-01179466⟩
222 View
130 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More