Flashing the Memory Hierarchy: an Overview on Flash Memory Internals - Université de Bretagne Occidentale Access content directly
Conference Papers Year : 2012

Flashing the Memory Hierarchy: an Overview on Flash Memory Internals

Jalil Boukhobza
Stéphane Rubini


NAND Flash memories have gained a solid foothold in the embedded systems domain due to its attractive characteristics in terms of size, weight, shock resistance, power consumption, and data throughput. Moreover, flash memories tend to be less confined to the embedded domain, as it can be observed through the market explosion of flash-based storage systems (average growth of the NVRAM is reported to be about 69% up to 2015, partly due to flash memory demand). In this presentation, we shed some light on NAND flash memory NVRAM. After a global presentation of its architecture and very specific constraints, we describe throughout some examples the different ways to manage flash memories in embedded systems which are 1) the use of a hardware Flash Translation layer (FTL), or 2) a dedicated Flash File System (FFS) software support implemented within the operating system kernel. Some performance and energy consumption issues will also be addressed as flash memory presents an asymmetric performance model for read/write operations. Some of our contributions on flash memory architecture design (cache and FTL design) will be discussed and the talk will end up on a discussion about the integration of flash memories (in storage or/and in memory systems).
No file

Dates and versions

hal-00758454 , version 1 (29-11-2012)


  • HAL Id : hal-00758454 , version 1


Jalil Boukhobza, Stéphane Rubini. Flashing the Memory Hierarchy: an Overview on Flash Memory Internals. Journée Logiciels Embarqués et Architectures Matérielles du GDR SoC-SiP, Nov 2012, Paris, France. ⟨hal-00758454⟩
261 View
0 Download


Gmail Mastodon Facebook X LinkedIn More