Optimizing Memory Access Latencies on a Reconfigurable Multimedia Accelerator: A Case of a Turbo Product Codes Decoder - Université de Bretagne Occidentale Accéder directement au contenu
Communication Dans Un Congrès Année : 2009

Dates et versions

hal-00490480 , version 1 (08-06-2010)

Identifiants

Citer

Samar Yazdani, Thierry Goubier, Bernard Pottier, Catherine Dezan. Optimizing Memory Access Latencies on a Reconfigurable Multimedia Accelerator: A Case of a Turbo Product Codes Decoder. ARC 2009, the 5th International Workshop on Applied Reconfigurable Computing, Mar 2009, Germany. pp.287-292, ⟨10.1007/978-3-642-00641-8_30⟩. ⟨hal-00490480⟩
151 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More