Model-order reduction of VLSI circuit interconnects via a Laguerre representation - Université de Bretagne Occidentale Access content directly
Conference Papers Year : 2005

Model-order reduction of VLSI circuit interconnects via a Laguerre representation

Abstract

The VLSI (very large scale integration) industry has the tendency to decrease circuit size, increase speed, assuring ever lower energy consumption and ever higher integration density of analogical components accompanied by digital blocks. With this tendency circuit designers are faced with a new challenge: the analysis and modeling of logical and analogical signals propagating between two circuit points. The search for high speed applications makes the effects of interconnects, usually neglected in the past, an important issue; noise, delay, distortion, reflections and cross talk are just some of these effects. High integration density, miniaturization, high working frequencies are three great factors which prevent interconnects to be considered small independent circuits. Thus, simulation becomes a rather difficult task. Still, wouldn't it be possible to replace complete interconnect equivalent circuits by simpler and more flexible models. Our new model-order reduction technique is mainly based on the use of the Laguerre representation and a simple operator used to generate an approximation base.
Fichier principal
Vignette du fichier
IEEEspi2005.pdf (464.02 Ko) Télécharger le fichier
Origin Publisher files allowed on an open archive
Loading...

Dates and versions

hal-00469111 , version 1 (01-04-2010)

Identifiers

Cite

Mihai Telescu, Noël Tanguy, Pascale Bréhonnet, Pierre Vilbé, Léon-Claude Calvez, et al.. Model-order reduction of VLSI circuit interconnects via a Laguerre representation. 11th IEEE Workshop on Signal Propagation on Interconnects, May 2005, Garmisch-Partenkirchen, Germany. pp.107 - 110, ⟨10.1109/SPI.2005.1500914⟩. ⟨hal-00469111⟩
159 View
366 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More