K. Beznia, A. Bounceur, R. Euler, and S. Mir, A Tool for Analog/RF BIST Evaluation Using Statistical Models of Circuit Parameters, ACM Trans. Des. Autom. Electron. Syst, vol.20, issue.2, p.22, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01142592

A. Bounceur, B. Brahmi, K. Beznia, and R. Euler, Accurate analog/RF BIST evaluation based on SVM classification of the process parameters, The 9th IEEE International Design and Test Symposium (IDT), pp.55-60, 2014.

V. Vapnik, The nature of statistical learning theory, 1995.

M. T. Hagan, H. B. Demuth, and M. H. , Beale and others, Neural network design, 1996.

S. Biswas, P. Li, R. D. Blanton, and L. T. Pileggi, Specification test compaction for analog circuits and MEMS, The conference on Design, Automation and Test in Europe, vol.1, pp.164-169, 2005.

J. Huang, X. Hu, and F. Yang, Support vector machine with genetic algorithm for machinery fault diagnosis of high voltage circuit breaker, Measurement, vol.44, issue.6, pp.1018-1027, 2011.

B. Long, S. Tian, and H. Wang, Diagnostics of filtered analog circuits with tolerance based on LS-SVM using frequency features, vol.28, pp.291-300, 2012.

S. Cai, H. Yuan, J. Lv, and Y. Cui, Application of IWO-SVM approach in fault diagnosis of analog circuits, 25th Chinese Control and Decision Conference (CCDC), pp.4786-4791, 2013.

A. S. Vasan, B. Long, and M. Pecht, Experimental validation of LS-SVM based fault identification in analog circuits using frequency features, Engineering Asset Management, pp.629-641, 2014.

F. Aminian, M. Aminian, and H. W. Collins, Analog fault diagnosis of actual circuits using neural networks, IEEE Transactions on Instrumentation and Measurement, vol.51, issue.3, pp.544-550, 2002.

H. Stratigopoulos, P. Drineas, M. Slamani, and Y. Makris, RF specification test compaction using learning machines, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.18, pp.998-1002, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00493365

L. Yuan, Y. He, J. Huang, and Y. Sun, A new neural-network-based fault diagnosis approach for analog circuits by using kurtosis and entropy as a preprocessor, IEEE Transactions on Instrumentation and Measurement, vol.59, issue.3, pp.586-595, 2010.

S. Biswas and R. D. Blanton, Statistical test compaction using binary decision trees, IEEE Design & Test of Computers, vol.23, issue.6, pp.452-462, 2006.

A. Gómez-pau, L. Balado, and J. Figueras, MS test based on specification validation using octrees in the measure space, 18th IEEE European Test Symposium (ETS), pp.1-6, 2013.

P. M. Lin and Y. S. Elcherif, Analog circuits fault dictionary : New approaches and implementation, International Journal of Circuit Theory and Applications, vol.13, issue.2, pp.149-172, 1985.

J. Starzyk, D. Liu, Z. Liu, D. E. Nelson, and J. , Rutkowski and others,Entropy-based optimum test points selection for analog fault dictionary techniques, IEEE Transactions on Instrumentation and Measurement, vol.53, issue.3, pp.754-761, 2004.

D. Grzechca, T. Golonek, and J. Rutkowski, Analog fault AC dictionary creation-the fuzzy set approach, IEEE International Symposium on Circuits and Systems (ISCAS), 2006.

A. Pulka, A Heuristic Fault Dictionary Reduction Methodology, 14th IEEE International Conference on Electronics, Circuits and Systems, 2007.

N. Akkouche, S. Mir, E. Simeu, and M. Slamani, Analog/RF test ordering in the early stages of production testing, IEEE 30th VLSI Test Symposium (VTS), pp.25-30, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00745104

C. Chao, H. Lin, and L. Miler, Optimal testing of VLSI analog circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.16, issue.1, pp.58-77, 1997.

L. Milor and A. L. Sangiovanni-vincentelli, Minimizing production test time to detect faults in analog circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.13, issue.6, pp.796-813, 1994.

S. S. Akbay, J. L. Torres, J. M. Rumer, A. Chatterjee, and J. Amtsfield, Alternate test of RF front ends with IP constraints : Frequency domain test generation and validation, IEEE International Test Conference (ITC'06), pp.1-10, 2006.

J. B. Brockman and S. W. Director, Predictive subset testing : Optimizing IC parametric performance testing for quality, cost, and yield, IEEE Transactions on Semiconductor Manufacturing, vol.2, issue.3, pp.104-113, 1989.

R. Voorakaranam, S. S. Akbay, S. Bhattacharya, S. Cherubal, and A. Chatterjee, Signature testing of analog and RF circuits : Algorithms and methodology, IEEE Transactions on Circuits and Systems I : Regular Papers, vol.54, issue.5, pp.1018-1031, 2007.

S. Sunter, Mixed-signal testing and DfT, Advances in Electronic Testing, pp.301-336, 2006.

M. Dubois, H. Stratigopoulos, and S. Mir, Hierarchical parametric test metrics estimation : A ?? converter BIST case study, IEEE International Conference on Computer Design (ICCD), pp.78-83, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00471554

K. Beznia, A. Bounceur, S. Mir, and R. Euler, Statistical modelling of analog circuits for test metrics computation, 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), pp.25-29, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00765157

A. Bounceur, S. Mir, E. Simeu, and L. Rolíndez, Estimation of test metrics for the optimization of analog circuit testing, Journal of Electronic Testing : Theory and Applications, vol.23, issue.6, pp.471-484, 2007.

A. Bounceur, S. Mir, and H. Stratigopoulos, Estimation of analog parametric test metrics using copulas, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, issue.09, pp.1400-1410, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00648885

H. Stratigopoulos, S. Mir, and A. Bounceur, Evaluation of analog/RF test measurements at the design stage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.28, issue.4, pp.582-590, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00379139

A. Singhee and R. A. Rutenbar, Statistical Blockade : Very fast statistical simulation and modeling of rare circuit events and its application to memory design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.28, issue.8, pp.1176-1189, 2009.

H. Stratigopoulos, Test Metrics Model for Analog Test Development, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.31, issue.07, pp.1116-1128, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00743570

K. Beznia, A. Bounceur, S. Mir, and R. Euler, Accurate estimation of analog test metrics with extreme circuits, IEEE International Conference on Electronics, Circuits, and Systems (ICECS'12), 2012.
URL : https://hal.archives-ouvertes.fr/hal-00765175

C. Hsu, C. Chang, and C. , Lin and others, A practical guide to support vector classification, 2003.

X. Gu, L. Liu, J. Li, Y. Huang, and J. Lin, Data Classification based on Artificial Neural Networks, International Conference on Apperceiving Computing and Intelligence Analysis, pp.223-226, 2008.

K. Beznia, Méthodes statistiques pour l'évaluation des techniques de test de circuits analogiques sous variations paramétriques multiples, 2013.

H. Stratigopoulos and S. Mir, Analog test metrics estimates with PPM accuracy, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp.241-247, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00556698

G. Huertas, D. Vázquez, E. J. Peralías, A. Rueda, and J. L. Huertas, Practical oscillation-based test of integrated filters, IEEE Design & Test of Computers, vol.19, issue.6, pp.64-72, 2002.

K. Arabi and B. Kaminska, Oscillation-test methodology for low-cost testing of active analog filters, IEEE Transactions on Instrumentation and Measurement, vol.48, issue.4, pp.798-806, 1999.

S. Djemai, B. Brahmi, and M. O. Bibi, Méthode primale-duale pour l'apprentissage des SVM, COSI'2014, pp.189-197, 2014.

S. Djemai, B. Brahmi, and M. O. Bibi, A primal-dual method for training SVM, vol.211, pp.34-40, 2016.

R. Gabasov, F. M. Kirillova, V. M. Raketsky, and O. I. Kostyukova, Constructive methods of optimization, vol.4, 1987.

B. Brahmi and M. O. Bibi, Dual support method for solving convex quadratic programs, Optimization, vol.59, pp.851-872, 2010.

S. Radjef and M. O. Bibi, An effective generalization of the direct support method in quadratic convex programming, Applied Mathematics Sciences, vol.6, issue.31, pp.1525-1540, 2012.