M. Abramovici, M. Breuer, and A. Friedman, Digital systems testing and testable design, 1990.
DOI : 10.1109/9780470544389

I. Pomeranz and S. Reddy, On dictionary-based fault location in digital logic circuits, IEEE Transactions on Computers, vol.46, issue.1, pp.48-59, 1997.
DOI : 10.1109/12.559802

M. Amyeen, D. Nayak, and S. Venkataraman, Improving Precision Using Mixed-level Fault Diagnosis, 2006 IEEE International Test Conference, pp.1-10, 2006.
DOI : 10.1109/TEST.2006.297661

Y. Lin, F. Lu, and K. Cheng, Multiple-Fault Diagnosis Based On Adaptive Diagnostic Test Pattern Generation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.26, issue.5, pp.932-942, 2007.
DOI : 10.1109/TCAD.2006.884486

Y. Zhang and V. Agrawal, A diagnostic test generation system, 2010 IEEE International Test Conference, pp.1-9, 2010.
DOI : 10.1109/TEST.2010.5699237

D. Cao, S. Kan, and Y. Sun, Design of reliable system based on Dynamic Bayesian Networks and Genetic Algorithm, 2012 Proceedings Annual Reliability and Maintainability Symposium, pp.1-6, 2012.
DOI : 10.1109/RAMS.2012.6175505

T. Rejimon, K. Lingasubramanian, and S. Bhanja, Probabilistic error modeling for nano-domain logic circuits Very Large Scale Integration (VLSI) Systems, Master project from, pp.55-65, 2009.
DOI : 10.1109/tvlsi.2008.2003167

B. Benware, C. Schuermyer, M. Sharma, and T. Herrmann, </title> </titles> <publication_date> <month>02</month> <year>2012</year> </publication_date> <pages> <first_page>64</first_page> <last_page>64</last_page> </pages> <publisher_item> <item_number item_number_type='arNumber'>6198433</item_number> </publisher_item> <doi_data> <doi>10.1109/MDT.2012.2196611</doi> <resource>http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6198433</resource> </doi_data> </journal_article> <journal_article> <titles> <title><![CDATA[</title> </titles> <publication_date> <month>02</month> <year>2012</year> </publication_date> <pages> <first_page>72</first_page> <last_page>72</last_page> </pages> <publisher_item> <item_number item_number_type='arNumber'>6198434</item_number> </publisher_item> <doi_data> <doi>10.1109/MDT.2012.2196612</doi> <resource>http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6198434</resource> </doi_data> </journal_article> <journal_article> <titles> <title><![CDATA[</title> </titles> <publication_date> <month>02</month> <year>2012</year> </publication_date> <pages> <first_page>79</first_page> <last_page>79</last_page> </pages> <publisher_item> <item_number item_number_type='arNumber'>6198435</item_number> </publisher_item> <doi_data> <doi>10.1109/MDT.2012.2196613</doi> <resource>http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6198435</resource> </doi_data> </journal_article> <journal_article> <titles> <title><![CDATA[Determining a Failure Root Cause Distribution From a Population of Layout-Aware Scan Diagnosis Results, IEEE Design & Test of Computers, vol.29, issue.1, pp.8-18, 2012.
DOI : 10.1109/MDT.2011.2178386

P. Naim, P. Wuillemin, P. Leray, O. Pourret, and A. Becker, Réseaux bayésiens, 2007.

V. Delcroix, S. Piechowiak, and J. Rodriguez, Diagnostic à base de réseaux bayésiens hérarchiques, National Days of Models Reasoning INRETS ESTAS, pp.51-66, 2001.

S. Kajihara and T. Sasao, On the adders with minimum tests, Proceedings Sixth Asian Test Symposium (ATS'97), pp.10-15, 1997.
DOI : 10.1109/ATS.1997.643907
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.217.7047