Skip to Main content Skip to Navigation
Conference papers

Accurate Estimation of Analog Test Metrics With Extreme Circuits

Kamel Beznia 1 Ahcène Bounceur 1 Salvador Mir 2 Reinhardt Euler 1
1 Lab-STICC_UBO_CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance, UBO - Université de Brest
Abstract : Specification-based testing of analog/RF circuits is very costly due to lengthy test times and highly sophisticated test equipment. Alternative test measures, extracted by means of Built-In Test (BIT) techniques, are a promising approach to replace standard specification-based tests. However, these test measures must be evaluated at the design stage, before the real production, by estimating parametric test errors such as Test Escapes (TE) and Yield Loss (YL). An accurate estimation of these metrics requires a large non-biased sample of circuit instances including parametric defective ones. Since these extreme circuits are rare events, they cannot be obtained with a Monte Carlo simulation of an affordable size. However, statistical learning techniques, in combination with Monte Carlo simulation, can allow the generation of such a sample for multivariate test metrics estimation. In this paper, we will demonstrate this technique for the evaluation of an RF LNA BIT technique for which a large database of 106 circuits has been simulated for comparison purposes.
Complete list of metadatas

https://hal.univ-brest.fr/hal-00765175
Contributor : Ahcène Bounceur <>
Submitted on : Friday, December 14, 2012 - 11:39:17 AM
Last modification on : Wednesday, August 5, 2020 - 3:42:16 AM

Identifiers

  • HAL Id : hal-00765175, version 1

Citation

Kamel Beznia, Ahcène Bounceur, Salvador Mir, Reinhardt Euler. Accurate Estimation of Analog Test Metrics With Extreme Circuits. In IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Dec 2012, Spain. ⟨hal-00765175⟩

Share

Metrics

Record views

509