Skip to Main content Skip to Navigation
New interface
Conference papers

Statistical modelling of analog circuits for test metrics computation

Kamel Beznia 1 Ahcène Bounceur 1 Salvador Mir 2 Reinhardt Euler 1 
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance, UBO - Université de Brest
Abstract : Analog Built-In Test (BIT) techniques should be evaluated at the design stage, before the real production, by estimating the analog test metrics, namely Test Escapes (TE) and Yield Loss (YL). Due to the lack of comprehensive fault models, these test metrics are estimated under process variations. In this paper, we estimate the joint cumulative distribution function (CDF) of the output parameters of a Circuit Under Test (CUT) from an initial small sample of devices obtained from Monte Carlo circuit simulation. We next compute the test metrics in ppm (parts-per-million) directly from this model, without sampling the density as in previous works. The test metrics are obtained very fast since the computation does not depend on the size of the output parameter space and there is no need for density sampling. An RF LNA modeled with a Gaussian copula is used to compare the results with past approaches.
Complete list of metadata
Contributor : Ahcène Bounceur Connect in order to contact the contributor
Submitted on : Friday, December 14, 2012 - 11:33:10 AM
Last modification on : Monday, March 14, 2022 - 11:08:08 AM


  • HAL Id : hal-00765157, version 1


Kamel Beznia, Ahcène Bounceur, Salvador Mir, Reinhardt Euler. Statistical modelling of analog circuits for test metrics computation. IEEE International Conference on Design & Technology of Integrated Systems in nanoscale era (DTIS'13), Mar 2013, Abu Dhabi, United Arab Emirates. ⟨hal-00765157⟩



Record views