Skip to Main content Skip to Navigation
New interface
Conference papers

Regular 2D Nasic-based Architecture and Design Space Exploration

Ciprian Teodorov 1 Pritish Narayanan 2 Loic Lagadec 1 Catherine Dezan 3 
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance, UBO - Université de Brest
Abstract : As CMOS technology approaches its physical limits several emerging technologies are investigated to find the right replacement for the future computing systems. A number of dif- ferent fabrics and architectures are currently under investigation. Unfortunately, at this time, no unified modeling exists to offer sound support for algorithmic design space exploration, with no compromise on device feasibility. This work presents a NASIC-compliant application-specific computing architecture template along with its performance models and optimization policies that support domain-space ex- ploration. This architecture has up to 29X density advantage over CMOS, is completely compatible with the NASIC manufacturing pathway, and enables the creation of unique max-rate pipelined systems.
Document type :
Conference papers
Complete list of metadata
Contributor : Loic Lagadec Connect in order to contact the contributor
Submitted on : Tuesday, June 7, 2011 - 5:22:01 PM
Last modification on : Monday, March 14, 2022 - 11:08:07 AM


  • HAL Id : hal-00598850, version 1


Ciprian Teodorov, Pritish Narayanan, Loic Lagadec, Catherine Dezan. Regular 2D Nasic-based Architecture and Design Space Exploration. NANOARCH 2011, Jun 2011, San Diego, United States. pp.70-77. ⟨hal-00598850⟩



Record views