Skip to Main content Skip to Navigation
New interface
Conference papers

Réduction de tests fonctionnels par modélisation statistique des circuits analogiques

Abstract : The constant increase in the integration level of microelectronics technologies makes possible to manufacture more complex devices, including parts or blocks of heterogeneous nature. However, because of the difficulties of access to the blocks of a system, the problems of test become increasingly important, generating extremely high costs. This work addresses this problem by using a statistical modelling of the performances of the analogue blocks for the optimization of the functional test. The method suggested is based on the evaluation of test metrics, in particular the defect level like criterion of elimination of the performances to be tested. This makes possible during the production test to classify the functional and failing circuits with an optimal number of measurements of test and a reduction of the total test time.
Complete list of metadata
Contributor : Ahcène Bounceur Connect in order to contact the contributor
Submitted on : Wednesday, September 29, 2010 - 11:58:13 AM
Last modification on : Tuesday, January 26, 2021 - 8:56:02 AM


  • HAL Id : hal-00521996, version 1



N. Akkouche, Ahcène Bounceur, Salvador Mir. Réduction de tests fonctionnels par modélisation statistique des circuits analogiques. 10th Journées Nationales du Réseau Doctoral en Microélectronique (JNRDM'07), May 2007, France. pp.0. ⟨hal-00521996⟩



Record views