HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

Test limit evaluation for an ADC Design-for-Test approach by using a CAT platform

Abstract : This paper presents a Design-for-Test method for folded and interpolated analog-to-digital converters. The test approach samples relative voltage deviations among internal circuit nodes. A fault simulation is used to establish the fault detection threshold of the BIST by using a CAT platform.
Complete list of metadata

https://hal.univ-brest.fr/hal-00521991
Contributor : Ahcène Bounceur Connect in order to contact the contributor
Submitted on : Wednesday, September 29, 2010 - 11:48:24 AM
Last modification on : Tuesday, January 26, 2021 - 8:56:02 AM

Identifiers

  • HAL Id : hal-00521991, version 1

Collections

Citation

Y. Lechuga, Ahcène Bounceur, R. Mozuelos, Mar Matinez, S. Bracho, et al.. Test limit evaluation for an ADC Design-for-Test approach by using a CAT platform. 23rd International Conference on Design of Circuits and Integrated Systems (DCIS'08),, Nov 2008, France. pp.0. ⟨hal-00521991⟩

Share

Metrics

Record views

64