A. Deutsch, P. W. Coteus, and G. V. Kopscay, On-chip wiring design challenges for gigahertz operation, Proc. IEEE, pp.529-555, 2001.
DOI : 10.1109/5.920582

S. Morton, On-chip inductance issues in multiconductor systems, Proc. Design Automation Conference, pp.921-926, 1999.

Y. Quere, T. Le-gouguec, P. M. Martin, and F. Huret, Interconnect mode conversion in high-speed VLSI circuits, SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720), pp.265-270, 2004.
DOI : 10.1109/ISQED.2004.1283684

L. David, C. Cregut, F. Huret, Y. Quere, and F. Nyer, Return Path Assumption Validation for Inductance Modeling in Digital Design, IEEE Transactions on Advanced Packaging, vol.30, issue.2, 2005.
DOI : 10.1109/TADVP.2007.896002
URL : https://hal.archives-ouvertes.fr/hal-00176177

Y. Quere, T. Le-gouguec, P. M. Martin, D. Le-berre, F. Huret et al., 3-D Frequency-Dependent RLC Elements Extraction by Full Wave Analysis Identification of the Return Current Paths in Complex Power Ground Grids of High Speed VLSI Circuits, IEEE workshop on Signal Propagation on Interconnects, 2005.

Y. Quere, T. Le-gouguec, N. Tanguy, P. M. Martin, D. Le-berre et al., High-Frequency Effects of Orthogonal Interconnect Layers on Inductance in High-Speed VLSI Circuits, 2006 IEEE Workship on Signal Propagation on Interconnects, 2006.
DOI : 10.1109/SPI.2006.289237
URL : https://hal.archives-ouvertes.fr/hal-00488108

P. Wang, E. Chich-chuan, and . Kan, High-Speed Interconnects With Underlayer Orthogonal Metal Grids, IEEE Transactions on Advanced Packaging, vol.27, issue.3, pp.497-507, 2004.
DOI : 10.1109/TADVP.2004.831833

D. Lutz, V. K. Tripathi, and A. Weisshaar, Enhanced Transmission Characteristics of On-Chip Interconnects with Othogonal Gridded Shield, IEEE Trans. On Advanced Packaging, vol.27, issue.3, pp.497-507, 2004.