Fine Grain Parallel Decoding of Turbo Product Codes: Algorithm and Architecture - Université de Bretagne Occidentale Access content directly
Conference Papers Year : 2008

Fine Grain Parallel Decoding of Turbo Product Codes: Algorithm and Architecture

Abstract

In turbo decoding of product codes, we propose an algorithm implementation, based on Chase-Pyndiah algorithm, which exhibits a modular, simple structure with fine grain parallelism. It is implemented into deep pipelined architectures, including an interleaving block decoding scheme, with good potential on FPGAs and MP-SoCs targets. We include an evaluation of the essential parameters of those architectures, which are situated in a different area of the block turbo decoder implementation design space.
No file

Dates and versions

hal-00487334 , version 1 (28-05-2010)

Identifiers

  • HAL Id : hal-00487334 , version 1

Cite

Thierry Goubier, Catherine Dezan, Bernard Pottier, Christophe Jégo. Fine Grain Parallel Decoding of Turbo Product Codes: Algorithm and Architecture. 5th international symposium on turbo codes and related topics, Sep 2008, Lausanne, Switzerland. pp.90-95. ⟨hal-00487334⟩
117 View
0 Download

Share

Gmail Mastodon Facebook X LinkedIn More