Skip to Main content Skip to Navigation
Conference papers

Equalization of Interconnect Propagation Delay with Negative Group Delay Active Circuits

Blaise Ravelo 1 André Pérennec 1 Marc Le Roy 1, *
* Corresponding author
1 Lab-STICC_UBO_MOM_DIM
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance, UBO - Université de Brest
Abstract : In this paper, we propose a technique to compensate the propagation delay and losses in VLSI interconnects by using negative group delay (NGD) active circuits. This study uses the RLC models of interconnect lines currently considered in VLSI circuits. The circuit proposed here is based on a cell consisting of a Field Effect Transistor (FET) in parallel with a series RL passive network. We also describe the synthesis method to achieve simultaneousely a significant negative group delay and gain. Simulations allow us to first verify the performance of the NGD circuit and also show a restoration of the distorted signal shape as well as a reduction of propagation delay
Document type :
Conference papers
Complete list of metadatas

Cited literature [12 references]  Display  Hide  Download

https://hal.univ-brest.fr/hal-00468111
Contributor : Marc Le Roy <>
Submitted on : Tuesday, March 30, 2010 - 9:46:41 AM
Last modification on : Wednesday, June 24, 2020 - 4:19:22 PM
Long-term archiving on: : Thursday, July 1, 2010 - 8:14:50 PM

File

spi07_blaise_ravelo.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00468111, version 1

Citation

Blaise Ravelo, André Pérennec, Marc Le Roy. Equalization of Interconnect Propagation Delay with Negative Group Delay Active Circuits. 11th IEEE Workshop on Signal Propagation on Interconnects (SPI'07), May 2007, Genova, Italy. pp.15-18. ⟨hal-00468111⟩

Share

Metrics

Record views

258

Files downloads

956