Active Microwave Circuit With Negative Group Delay
Blaise Ravelo, André Pérennec, Marc Le Roy, Yann Boucher

To cite this version:
Blaise Ravelo, André Pérennec, Marc Le Roy, Yann Boucher. Active Microwave Circuit With Negative Group Delay. IEEE Microwave and Wireless Components Letters, Institute of Electrical and Electronics Engineers, 2007, 17, pp.861-863. 10.1109/LMWC.2007.910489 . hal-00461783

HAL Id: hal-00461783
https://hal.univ-brest.fr/hal-00461783
Submitted on 8 Mar 2010

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Active Microwave Circuit With Negative Group Delay
Blaise Ravelo, André Pérennec, Marc Le Roy, and Yann G. Boucher

Abstract—In this letter, we report on the design, simulation and implementation of an active negative group delay circuit that operates at 1 GHz with a group delay and a gain, respectively, around −2 ns and 2 dB. Analytical formulas are proposed to demonstrate that the adopted topology is able to simultaneously achieve negative group delay (NGD) and gain while fulfilling active device constraints. The theoretical and simulated results are both validated by frequency measurements of a two-stage active microwave circuit.

Index Terms—Active devices, negative group delay (NGD).

I. INTRODUCTION

For numerous applications, particularly in modern high-speed telecommunications, flat group delay or linear phase is necessary to avoid distortion in the baseband signals. In the microwave domain, group delay equalizers are used to compensate for group delay variations mostly introduced by filters [1] or amplifiers [2]. Time delay variations are also known to cause instabilities in feedback circuits in oscillator applications [3].

To reduce such perturbations, Lucyszyn et al. [3], [4] have put forward an original negative group delay synthesizer. This narrow band Microwave Integrated Circuit synthesizer, built with varactors, field effect transistors (FET) and lumped components, operates in reflection and needs a coupler to pass into transmission. High negative group delay (NGD) values are obtained at 1 GHz but also with high losses. Since this first proposal in microwave domain, several topologies exhibiting negative group delay have been proposed and we can merge these devices in two categories according to their operating frequency domain. The first one, essentially devoted to the microwave domain, is defined by differentiating the input impedance of the reference ports (50 Ω) and implementation of an active negative group delay circuit. In this letter, we propose, in this letter, a new active topology that produces NGD with loss compensation. To achieve these objectives while meeting active device requirements, we have tested several topologies, and for the adopted solution, we show analytically the NGD existence and present the design equations. Then, the implementation in microstrip technology of a two-stage circuit, that operates around 1 GHz, is described. Simulation and experimental frequency results are compared and discussed.

II. ACTIVE DEVICE TOPOLOGY WITH NEGATIVE GROUP DELAY

To compensate for the inherent losses of passive circuits with NGD, active components, such as a FET, must be associated with passive elements. But, an active device at microwave frequencies must simultaneously meet the specifications of gain, input and output return losses, noise factor in the passband, and stability at any frequencies. In this context, the notion of topology is of paramount importance.

These considerations led us, first, to try to associate the well-known NGD passive circuits [5], [8], and particularly the RLC parallel network in cascade or in shunt with a FET. We also looked for a possible interaction between the transistor and the passive elements while keeping the target topology as simple as possible. But finally, among many investigated topologies, an FET cascaded with a series RLC network (Fig. 1) appears to be the most suitable one to meet all the requirements. First, the FET is represented by its low frequency model, i.e., the transconductance, $g_m$, and the drain-source resistor, $R_{ds}$. The group delay is defined by differentiating the $S_{21}$ parameter phase versus angular frequency, $\tau = -\partial \angle S_{21}/\partial \omega$. Then, at the $RLC$ resonance frequency, $\omega_0 = 1/\sqrt{LC}$

$$\tau(\omega_0) = -\frac{2LZ_0R_{ds}}{R\cdot[R_{ds}Z_0(R + R_{ds})]}.$$  

(1)

$Z_0$ is the input impedance of the reference ports (50 Ω in practice). At the resonance, the group delay is always negative and proportional to $L$. The scattering parameters are given by

$$S_{21}(\omega_0) = \frac{-2RZ_0g_mR_{ds}}{R_{ds}Z_0(R + R_{ds})},$$  

(2)

$$S_{22}(\omega_0) = \frac{R_{ds}Z_0(R + R_{ds})}{R_{ds}R + Z_0(R + R_{ds})}.$$  

(3)

The NGD occurs at the resonance where the $S_{21}$ parameter is minimum. As $R$ decreases, the NGD value increases and conse-

Manuscript received April 2, 2007; revised August 29, 2007.
B. Ravelo, A. Pérennec, and M. Le Roy are with the Laboratoire d’Électronique et Systèmes de Télécommunication (LEST—UMR CNRS 6165), Université de Bretagne Occidentale, Brest 29238, France (e-mail: ravelo@univ-brest.fr; marc.leroy@univ-brest.fr; andre.perennec@univ-brest.fr).
Y. G. Boucher is with the Ecole Nationale d’Ingénieurs Brest (ENIB/RESO), Brest F-29238, France.
Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/LMWC.2007.910489

IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 17, NO. 12, DECEMBER 2007
is also lowered. The group delay of the series RLC network in shunt, on its own, can be expressed versus its quality factor, $Q$:

$$\tau_{RLC}(\omega_0) = \frac{-2QZ_0}{\omega_0(2R + Z_0)}. \quad (4)$$

For the active cell (Fig. 1), this expression is modified as

$$\tau_{cell}(\omega_0) = \frac{-2QZ_0}{\omega_0(R + R_c Z_0/R_{ds} + Z_0)}. \quad (5)$$

From (1) and (5), it becomes evident that increasing $L$ improves $Q$ and thus the NGD value while narrowing the resonance band and reducing the NGD bandwidth. Moreover, in (5), if $R_{ds}$ is higher than $Z_0$, the negative group delay value can be slightly improved in the active topology. These equations force us to give priority to an FET with high $g_m$ and $R_{ds}$ values and in that case a compromise between low $R$ and high $L$ values may be found to achieve gain and an NGD value. These explanations may be partially summed up by the following ratio:

$$\frac{|S_{21}(\omega_0)|}{|\tau_{cell}(\omega_0)|} = \frac{g_m R^2}{L}. \quad (6)$$

From (3), output matching may also be obtained for a high $R_{ds}$ value and a not too small $R$ value (toward $Z_0$). Input matching can simply be done with a shunt resistor $R_m$ (Fig. 2) at the FET input. Then, the input return loss is simply expressed as

$$S_{11}(\omega_1) = \frac{R_m - Z_0}{R_m + Z_0}. \quad (7)$$

And at the resonance, the transmission parameter is modified as follows:

$$S_{21}(\omega_1) = -\frac{2R_m R_s Z_0 g_m R_{ds}}{(R_m + Z_0)(Z_0 R_{ds} + Z_3 R_1 + R_1 R_{ds})}. \quad (8)$$

III. CIRCUIT IMPLEMENTATION AND EXPERIMENTAL RESULTS

To validate the concept of active device with NGD, we built a circuit operating at centimeteric wavelengths to avoid too many high frequency parasitic effects and to stay in the validity domain of the FET model. A two stage device ensures that all our objectives could be reached with a significant margin, i.e., at least a group delay below -2 ns, gain around 2 or 3 dB and input/output matching below -10 dB. Then, from these values and by inverting (1), (3), (7), and (8), the component values can be calculated for the specified FET. If both stages resonate at the same frequency, the total insertion losses and group delay are expressed as

$$S_{21T} = \frac{S_{211} - S_{212}}{1 - S_{211} S_{112}} = \frac{2g_m^2 R_{ds} R_1 R_2 Z_0 R_m}{(R_1 + R_{ds})(Z_0 + R_m)(R_2 Z_0 + Z_3 R_{ds} + R_{ds} R_2)} \quad (9)$$

$$\tau_T = \tau_1 + \tau_2 = \frac{2L R_{ds}^2}{(R_1 + R_{ds})(R_1 R_{ds} + R_1 Z_0 + R_{ds} Z_3)} \quad (10)$$

where the index 1, 2 an $T$ correspond, respectively, to the first and second stages and to the overall circuit. Finally, the electromagnetic simulation (ADS Momentum software) shows responses really close to the results obtained from our analytical low frequency model except for a slight shift in the resonance frequency. First, we biased the circuit ($V_{GS1}$ and $V_{DS1}$ in Figs. 2 and 3) in a traditional way for both the gates and the drains. Fig. 4 compares the EM simulation results to measurements for the scattering parameters and the group delay. These results were obtained with no adjustment. One should note the good agreement between simulations and measurements, especially for the gain and the group delay values that reach respectively 1.68 dB and -2.3 ns with matching better than 10 dB. The slight

Fig. 1. Series RLC resonant network cascaded in shunt with an FET.

Fig. 2. Two-stage ideal circuit with bias networks in thin lines.

Fig. 3. Photograph of the two-stage NGD circuit with the component values.
shift in the frequency measurements is fully explained by the $L$ and $C$ component tolerances (see Fig. 4).

We obtain a better agreement compared with the passive circuits operating at a similar frequency band [5], a higher NGD value is reached with fewer cells and the NGD bandwidth is slightly improved while meeting all the active design requirements. We further biased the transistors between $L_1$ and $C_1$ and between $L_2$ and $C_2$ through the high value inductors ($V_{GS2}$ and $V_{DS2}$ in Figs. 2 and 3). Under this configuration, the results of the second set of measurements were exactly the same as the first ones. So, the RLC networks ensure two functions and the whole circuit could be simplified.

IV. CONCLUSION

An active circuit showing NGD and gain simultaneously is, for the first time, designed and implemented at microwave frequencies. Measurements are really close to those expected from our analytical equations and, at 1 GHz, a 2 dB gain is associated with a $-2$ ns group delay. This topology may also be transposed to higher frequency bands with a more complete FET modelling and by passing RLC lumped components into distributed planar technology. Tunable capacitances and inductances could be used separately or together to control either the frequency or the level of the NGD. Moreover, stages with different resonant frequencies would produce broadband NGD suitable for ultra wideband (UWB) applications and for baseband numerical signals in inter- or intra-chip interconnects.

REFERENCES