Laguerre-Gram reduced order modeling applied to VLSI circuit interconnects
Mihai Telescu, Pascale Bréhonnet, Noël Tanguy, Pierre Vilbé, Léon-Claude Calvez

To cite this version:
Mihai Telescu, Pascale Bréhonnet, Noël Tanguy, Pierre Vilbé, Léon-Claude Calvez. Laguerre-Gram reduced order modeling applied to VLSI circuit interconnects. IEEE PRIME (Ph.D. Research in Microelectronics and Electronics), Jul 2005, Lausanne, Switzerland. 2, pp.119 - 122, 2005, <10.1109/RME.2005.1542951>. <hal-00469005>

HAL Id: hal-00469005
http://hal.univ-brest.fr/hal-00469005
Submitted on 1 Apr 2010

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
LAGUERRE-GRAM REDUCED ORDER MODELING APPLIED TO VLSI CIRCUIT INTERCONNECTS

M. Telescu, P. Brehonnet, N. Tanguy, P. Vilbé, L.C. Calvez

LEST UMR CNRS n°6165
6, avenue Le Gorgeu, CS 63837, 29238 Brest Cedex 3, France
E-mail: Mihai.Telescu@univ-brest.fr

ABSTRACT
Reduced order modeling has become a vital tool for decreasing computational cost in time domain simulations. In this paper we present a Laguerre-Gram model-order reduction technique applied to admittance matrices of circuit interconnect lines. We show reduction results for a single line and for a system of two coupled lines but also an iterative solution for obtaining better low order approximations of delayed signals.

1. INTRODUCTION
The current tendency of the VLSI industry is to decrease component size while increasing working frequencies. Simple interconnects in these ever smaller, ever faster circuits may have effects such as delay, noise, reflections or cross talk. It often proves difficult and time consuming for a circuit designer to take these effects into consideration during simulation. Tools have therefore been developed to enable the approximation of full interconnect models by simpler, more versatile ones. The method we propose in this paper benefits from recent research on Laguerre representations [2],[6].

2. REDUCTION METHOD
Our aim is to approximate infinite or very high order functions \( f(s) \), representing admittances, impedances or system transfer functions, with rational models of an \( r \)-order as low as possible. Finding an appropriate rational model, especially its denominator, is not a linear problem. The method we propose circumvents this difficulty. To start with, any function \( f(s) \) representing the Laplace transform of \( r(t) \), can be decomposed in a Laguerre series

\[
\hat{f}(s) = \sum_{n=0}^{\infty} f_n \phi_n(s),
\]

where \( \phi_n(s) \) are the Laguerre polynomials.

We then build an array of transfer functions \( \Omega = \{\hat{f}_0, \hat{f}_1, ..., \hat{f}_r\} \) obtained by successive applications of the operator denoted as \( \Lambda \) and defined by:

\[
\Lambda f(s) = f(s) - \frac{2\alpha}{s+\alpha} f(s+\alpha)
\]

for \( i = 0, ..., r-1 \).

An interesting property of this operator is that it preserves the poles and natural frequencies of \( f(s) \). Denoting as \( \{\hat{f}_n\}_{n \geq 0} \) the Laguerre coefficients of the \( \hat{f}_i(s) \) function, the Laguerre spectrum (coefficient array) of \( \hat{f}_{i+1}(s) \) is obtained in a quite obvious manner from that of \( \hat{f}_i(s) \) and so on

\[
\hat{f}_{i+1,n} = \hat{f}_{i,n+1} = ... = \hat{f}_{0,i+n+1}
\]

for any \( n \geq 0, i \geq 0 \). This property makes the algorithm advantageous from a computational time point of view. It can be shown that the approximation of \( \hat{f}_i(s) \) as linear combination of the other \( r-i \) functions belonging to \( \Omega \), enables the construction of a reduced rational model of \( \hat{f}(s) \). Let \( \tilde{a} = [a_0, a_1, ..., a_{r-1}]^T \) denote the coefficients of this linear combination. The best \( r \)-order \( \tilde{a} \) vector which minimizes the mean square error (MSE) is the solution to the system of equations given by

\[
\Psi \tilde{a} = -\hat{b}
\]

where \( \Psi \) denotes the Gram matrix of inner products

\[
\psi_{i,j} = \langle \hat{f}_i, \hat{f}_j \rangle \quad \text{for } i, j = 0, 1, ..., r-1 \quad \text{and } \hat{b} \quad \text{the vector } [\hat{b}_0, \hat{b}_1, ..., \hat{b}_r]^T \quad \text{and } ^T \quad \text{the transpose.}
\]

A reduced rational model \( \tilde{f}(s) \) is then easily constructed from \( \tilde{a} \) [2]. Preserving this model’s denominator, it is a classical linear problem to find a numerator optimized in the sense of minimizing \( \|f - \tilde{f}\|^2 \). Moreover, the method has the remarkable property of preserving system stability.
It is also worth noting that inner products can be expressed exclusively from the Laguerre spectrum of $j(s)$

$$ \psi_{i,j} = \sum_{n=0}^{\infty} f_{n+1} f_{n-j} . $$

They are thus replaced by sums, in practice finite, and are therefore very easy to calculate.

### 3. REDUCTION METHOD APPLIED TO INTERCONNECTS

#### 3.1 Reduced admittance models

Rather than consider the chain matrix or the voltage to voltage transfer function as done in previous work [4], we chose to describe the interconnect by its admittance matrix:

$$\begin{bmatrix}
    i_{\text{input}} \\
    i_{\text{output}}
\end{bmatrix} =
\begin{bmatrix}
    Y_{11} & Y_{12} \\
    Y_{21} & Y_{22}
\end{bmatrix}
\begin{bmatrix}
    v_{\text{input}} \\
    v_{\text{output}}
\end{bmatrix}$$

The first advantage of such a representation is that this matrix is persymmetrical, thus we obtain a complete description of the circuit with only two matrix terms. But what is even more important is that it greatly facilitates future work on passivity enforcement. For a system of $n$ coupled lines we have an admittance matrix of irrational (infinite order) functions and is given by

$$Y_{11} = Y_{22} = (YZ)^{1/2} \left( Z \cdot \sinh(YZ)^{1/2} \right)^{-1} \cosh(YZ)^{1/2}$$

$$Y_{12} = Y_{21} = -(YZ)^{1/2} \left( Z \cdot \sinh(YZ)^{1/2} \right)^{-1}$$

where $Z$ and $Y$ are square matrices, their size given by the number of coupled lines. They represent the series and, respectively, parallel contributions of line parameters. In this paper we will only focus on the trans-admittance term $Y_{12}$ which contains a pure delay and is therefore much harder to approximate. The reduction algorithm used for $Y_{12}$ is identical and comparative results are available in [8] and [9]. Physically, $Y_{12}$ is the expression of a short circuit output current as a function of the input voltage. In this paper we will presume that the input voltage is a 1V step excitation applied at time 0.

#### 3.2 Reduction results for a single line

We consider a 2 mm interconnect characterized by the following line parameters: $R=72852 \ \Omega$, $C=100 \ \mu F$, $L=1.08 \ \mu H$. The step response for $Y_{12}$ is shown in figure 2 as well as the response of an order 30 reduced model. The overall MSE in this case is of 1.6%.

#### 3.3 Reduction results for two coupled lines

At this point we consider two coupled interconnect lines, identical to the one described in paragraph 3.2. $M=0.804 \ \mu H$ and $C_c=59.3 \mu F$ are, respectively, the mutual inductance and the capacitance modeling the coupling effect. The configuration is shown in figure 3.

![Figure 3. Two coupled lines configuration](image3)

![Figure 4. Y12 direct step response for two coupled lines and its order 30 model](image4)
By comparing figures 2 and 4 we can see the coupling effects, especially on the delay. The order 30 reduced order model has an error of 0.61% in figure 5 we study the cross-talk current injected in the second line. We provide an order 30 reduced order model with an error of 4.1%. The difference in terms of MSE between the models presented in figures 4 and 5 is explained by the presence of a second almost vertical front in cross-talk current which makes reduction more difficult in this case.

### 3.4 Iterative model reduction

Reduction methods have some difficulties dealing with a pure delay, especially when relatively small orders are desired.

**Figure 5.** Y₁₂ cross-talk step response for two coupled lines and its order 30 model

We then perform an iterative reduction in 4 steps (figure 7) with an initialization order of 24. The error decreases at 3.9%. The improvement is in fact quite visible when comparing the degree to which the two models preserve the effects of reflection. We also note that for longer interconnect lines the difference between iterative and direct reduction is even more striking [8]. Such cases are, however, less common in VLSI applications.

### 4. CONCLUSION

The model-order reduction technique presented here is essentially based on the use of a simple linear operator applied to a Laguerre representation. In the context of VLSI interconnections modeling we chose to work with the admittance matrix and we show that an iterative approach can decrease MSE for delayed signals. The perspectives of our work would be to find a simple equivalent circuit for the reduced model and to extend our method to more complex structures. We may also benefit from the fact that our method allows the frequency dispersion of R,L,C,G parameters to be taken into consideration while traditional segmentation methods do not.

### 5. ACKNOWLEDGEMENTS

The authors would like to acknowledge Brittany Region’s financial support.
6. REFERENCES


