Equalization of Interconnect Propagation Delay with Negative Group Delay Active Circuits
Blaise Ravelo, André Pérennec, Marc Le Roy

To cite this version:
Blaise Ravelo, André Pérennec, Marc Le Roy. Equalization of Interconnect Propagation Delay with Negative Group Delay Active Circuits. 11th IEEE Workshop on Signal Propagation on Interconnects (SPI’07), May 2007, Genova, Italy. pp.15-18, 2007. <hal-00468111>

HAL Id: hal-00468111
http://hal.univ-brest.fr/hal-00468111
Submitted on 30 Mar 2010

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Equalization of Interconnect Propagation Delay with Negative Group Delay Active Circuits

Blaise Ravelo, André Pérennec, and Marc Le Roy
LEST – UMR CNRS 6165 – UBO/ENSTBr – CS 93837, F-29238
6, Avenue Le Gorgeu, Brest cedex 3, France
E-mail : blaise.ravelo@univ-brest.fr

Abstract

In this paper, we propose a technique to compensate the propagation delay and losses in VLSI interconnects by using negative group delay (NGD) active circuits. This study uses the RLC models of interconnect lines currently considered in VLSI circuits. The circuit proposed here is based on a cell consisting of a Field Effect Transistor (FET) in parallel with a series RL passive network. We also describe the synthesis method to achieve simultaneously a significant negative group delay and gain. Simulations allow us to first verify the performance of the NGD circuit and also show a restoration of the distorted signal shape as well as a reduction of propagation delay.

I – Introduction

Currently, in deep submicrometer Very Large Scale Integration (VLSI) circuits, the propagation delay of inter-chip interconnect cannot be neglected compared to the gate delays [1]-[2]. The signal integrity is characterized by propagation delays, rise times, overshoots and settling times [3]. Different theoretical approaches have been proposed in various publication to estimate this delay. Among them, the most popular one is the Elmore delay; it is applied to monotonical response systems such as RC models [4]-[5]. For faster on-chip rise times and longer wire lengths, inductance is an important parameter. Then, RLC line models must be used [6]. Recently, Ismail and Friedman [7]-[8] established an accurate expression of the propagation delay intended for the second order system model. The efficiency of these models was evaluated by relative error between exact models using PSPICE tool [9]. The RLC models have proven to be sufficient in the case of signals at frequencies of a few GHz.

\[ T_{pd} = 1.047e^{(\xi/0.85)} + 1.39\xi, \]

for the canonical form of the transfer function:

\[ g(s) = \frac{\omega_n^2}{s^2 + 2\omega_n s + \omega_n^2}, \]

For the RLC circuit in fig. 2, with:

\[ \xi = \frac{RC}{2\sqrt{LC}}, \]

and

\[ \omega_n = \frac{1}{\sqrt{LC}}. \]

The phases of these passive circuits are defined as:

\[ \phi_{RC}(\omega) = -\arctan(RC\omega), \]

and

\[ \phi_{RLC}(\omega) = \arctan\left(\frac{RC\omega}{1-LC\omega^2}\right). \]

II –Delay of RC and RLC interconnect models

In 1948, Elmore introduced the 50% propagation delay as:

\[ T_{pd} = b_1 - a_1, \]

for the normalized transfer function [4]:

\[ g(s) = \frac{1 + a_1 s + a_2 s^2 + \ldots + a_m s^m}{1 + b_1 s + b_2 s^2 + \ldots + b_m s^m}, \]

where \( a_i \) and \( b_i \) are real and \( m > n \). For simple RC circuits (fig. 1), this delay is defined as: \( T_{pd} = RC \). Furthermore, in 1987, Wyatt [5] introduced this delay as the reciprocal of the dominant pole of the system (3). This delay is exact for simple RC circuits.

\[ a_1 = \sum_{i=1}^{n} \frac{1}{z_i} \quad \text{and} \quad b_1 = \sum_{i=1}^{m} \frac{1}{p_i}, \]
Then, the group delay $\tau = -\frac{\partial \phi}{\partial \omega}$ is:

$$
\tau_{RC}(\omega) = \frac{RC}{1 + (RC\omega)^2},
$$

(10)

and

$$
\tau_{RLC}(\omega) = \frac{RC(1 + LC\omega^2)}{1 + (CR - 2L)C\omega^2 + (LC\omega^2)^2}.
$$

(11)

So, when $\omega = 0$:

$$
\tau_{RLC}(0) = \tau_{RC}(0) = RC.
$$

(12)

This delay also occurs for the RC-modeled interconnect lines (fig. 3) driven by the CMOS gate with impedance $R_s$ and loaded also by the next gate with impedance $1/(sC_l)$. The transfer function of this system is expressed as [10]:

$$
G(s) = \frac{1}{(1 + sR_s)\cosh(\gamma d) + \left(\frac{R_s}{C_s} + sC_lC_s\right)\sinh(\gamma d)},
$$

(13)

where $Z_c = \sqrt{\frac{R + Ls}{Cs}}$ is the characteristic impedance and $\gamma = \sqrt{(R + Ls)Cs}$ is the propagation constant of the line.

![Fig.3: A gate driving an RLC transmission line loaded by the next gate.](image)

### III – Topology proposed for NGD active circuits

To compensate for the signal distortion, let us introduce the cell of the circuit presented in fig. 4 where a resistor and an inductor are in feedback with a FET. To simplify the analytical expression, the FET is modeled by the controlled voltage current source; with a transconductance $g_m$, in cascade with the drain-source resistor $R_{ds}$.

![Fig.4: a unit cell which generates a negative group delay.](image)

The magnitude and phase responses of the transfer function are given by:

$$
|G(j\omega)| = R_{ds} \sqrt{\frac{(1 - g_m R_{ds})^2 + (g_m L\omega)^2}{(R + R_{ds})^2 + (L\omega)^2}},
$$

(14)

$$
\phi(\omega) = \arctan \left[ \frac{L\omega(g_m R_{ds} + 1)}{L^2 \omega^2 g_m - R_{ds} + (g_m R_{ds} + g_m R - 1)R} \right].
$$

(15)

Consequently, the group delay $\tau = -\frac{\partial \phi}{\partial \omega}$ is expressed as:

$$
\tau(\omega) = \frac{L(1 + g_m R_{ds})(R + R_{ds})(1 - g_m R) + g_m (L\omega)^2}{((g_m R - 1)^2 + (L\omega_m)^2)((R + R_{ds})^2 + (L\omega)^2)}.
$$

(16)

It is worth noting that the existence condition of the negative group delay is:

$$
(R + R_{ds})(1 - g_m R) + g_m (L\omega)^2 < 0,
$$

(17)

and at low frequency, the simplified expression is then:

$$
R > \frac{1}{g_m}.
$$

(18)

So, one can define a pseudo-bandpass where $\tau(\omega)$ remains negative and extracts the root of $\tau(\omega) = 0$ or the cut-off frequency of NGD as:

$$
\omega_c = \frac{(R + R_{ds})(g_m R - 1)}{L g_m}.
$$

(19)

Moreover, if the angular frequency $\omega = 0$, it leads to:

$$
|G(0)| = \frac{1 - g_m R_{ds}}{R + R_{ds}},
$$

(20)

and

$$
\tau(0) = \frac{(1 + g_m R_{ds})L}{(R + R_{ds})(1 - g_m R)}. \quad (22)
$$

By inverting these two relations, $R$ and $L$ can be synthesized separately according to $G(0)$ and $\tau(0)$:

$$
R = \frac{\left(1 + |G(0)|R_{ds}\right)R_{ds}}{g_m R_{ds} - |G(0)|},
$$

(23)

and

$$
L = \frac{(1 + g_m R_{ds})G(0)\tau(0)R_{ds}}{[g_m R_{ds} - G(0)]^2}.
$$

(24)

Consequently, relation (23) gives the maximum limit of the gain to guarantee $R > 0$:

$$
|G(0)|_{\text{max}} = g_m R_{ds}.
$$

(25)

It is worth noting that, curiously, the circuit used in our study (fig. 4) corresponds to the well-known topology of feedback amplifiers. Moreover, the existence of negative group delay as shown by (17) results from an interaction between the transistor and the associated passive network. Concerning the
bias circuit, simulations show that it does not disturb the circuit responses. Furthermore, we have established that another association based on a resonant circuit can also produce NGD [11].

Finally, many cells in cascade with the passive circuit are necessary in general to maintain the initial form of the signal.

IV – Simulated results for equalization of propagation delay

The RLC circuit associated with a two-stage active NGD circuit is presented in fig. 5. Throughout this study, we used the FET EC2612 ($g_m = 98.14 \, mS$ and $R_{ds} = 118.6 \, \Omega$).

![Fig. 5: Combination of the output gate ($R_3 = 90 \, \Omega$), the RLC model line with a two-stage active NGD circuit ($F_1 = F_2 = \text{FET EC2612}$, $R_1 = 73 \, \Omega$ and $L_1 = 99 \, nH$, $R_2 = 102 \, \Omega$ and $L_2 = 17 \, nH$) loaded by the input capacitor $C_l = 30 \, pF$ of the next gate.](image)

Figure 6 illustrates the results of the synthesis on magnitude, group delay and time-domain responses of three configurations: the line alone with the two gates (fig. 3), the two-stage NGD circuit with and the whole cascaded circuit (fig. 5). These results are got on condition that the parameters per unit length be $R = 76 \, \Omega/cm$, $L = 5.3 \, nH/cm$ and $C = 2.6 \, pF/cm$ for a length $d = 0.8 \, cm$ in the Ismail-Friedman RLC longlines model [7].

The previously mentioned compensation is confirmed by the time domain simulation shown in fig. 6-c. A trapezoidal signal with a 10 ns period is injected with rise and fall time equal to $t_r = 0.6 \, ns$. The 50% propagation delay is decreased by 1.60 ns and losses are compensated.

![Fig. 6- Simulation results (a): Magnitude, (b): group delay and (c): time domain simulation.](image)

V- Conclusions

We described a new topology of a broadband negative group delay active circuit. This circuit allows a reduction of the distortion introduced by interconnect lines such as 50% delay propagation, rise time and attenuation. This result can be obtained thanks to the original properties of NGD phenomenon, which is generated, here, by the interaction between the passive circuit and the FET. Moreover, we established a theoretical method of synthesis and presented some results of frequency- and time-domain simulations in order to show the efficiency of the proposed innovative design. It should be noted that NGD is one of the singular properties of metamaterials, but many cells are necessary to get a significant value. Moreover, inherent strong losses are associated to a narrow band frequency [12]. Here, with a small number of active cells, we have obtained significant NGD and loss compensations over a wide frequency band.

The next steps of this study will be a full analytical demonstration of this distortion compensation, an investigation into the noise effects generated by the resistors and the transistors, and determining whether the circuit studied here can be integrated in interconnect on-chips over a wider frequency band.
References


