L. Milor and A. L. Sangiovanni-vincentelli, Minimizing production test time to detect faults in analog circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.13, issue.6, p.796, 1994.
DOI : 10.1109/43.285252

N. Akkouche, S. Mir, and E. Simeu, Ordering of Functional Tests Based on Parametric Defect Level Estimation, 28th IEEE VLSI Test Symposium (VTS'10), 2010.

S. D. Huss and R. S. Gyurcsik, Optimal ordering of analog integrated circuit tests to minimize test time, Proceedings of the 28th conference on ACM/IEEE design automation conference , DAC '91, pp.494-499, 1991.
DOI : 10.1145/127601.127718

S. Biswas and R. D. Blanton, Statistical Test Compaction Using Binary Decision Trees, IEEE Design & Test of Computers, vol.23, issue.6, pp.452-462, 2006.
DOI : 10.1109/MDT.2006.154

N. Akkouche, A. Bounceur, S. Mir, and E. Simeu, Minimization of functional tests by statistical modelling of analogue circuits, 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era, pp.35-40, 2007.
DOI : 10.1109/DTIS.2007.4449488
URL : https://hal.archives-ouvertes.fr/hal-00202091

R. Voorakaranam and A. Chatterjee, Test Generation for Accurate Prediction of Analog Specifications, Proceeding of VTS, pp.137-142, 2000.

J. B. Brockman and S. W. , Predictive subset testing: optimizing IC parametric performance testing for quality, cost, and yield, IEEE Transactions on Semiconductor Manufacturing, vol.2, issue.3, pp.104-113, 1989.
DOI : 10.1109/66.29679

S. Battacharya, A. Halder, G. Srinivasan, and A. Chatterjee, Alternate Testing of RF Transceivers Using Optimized Test Stimulus for Accurate Prediction of System Specifications, Journal of Electronic Testing : Theory and Applications (JETTA), pp.323-339, 2005.
DOI : 10.1007/s10836-005-6361-9

J. Lee, W. D. Milor, L. , Y. Peng, and G. Hill, IC performance prediction for test cost reduction, IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings, pp.111-114, 1999.

A. V. Gomes and A. Chatterjee, Distance constrained dimensionality reduction for parametric fault test generator, Proceeding of Asia Test Symposium, pp.411-416, 2001.

H. G. Stratigopoulos, P. Drineas, M. Slamani, and Y. , Makris, Non-RF to RF Test Correlation Using Learning Machines: A Case Study, 25th Proceedings IEEE VLSI Test Symposium, pp.9-14, 2007.

A. Bounceur, S. Mir, and H. Stratigopoulos, Estimation of Analog Parametric Test Metrics Using Copulas, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.30, issue.9, 2011.
DOI : 10.1109/TCAD.2011.2149522
URL : https://hal.archives-ouvertes.fr/hal-00648885

R. Nelsen, An Introduction to Copulas, Lecture Notes in Statistics, vol.139, 1999.
DOI : 10.1007/978-1-4757-3076-0

K. Beznia, A. Bounceur, S. R. Mir, and . Euler, Parametric Test Metrics Estimation Using Non-gaussian Copulas, 2011 IEEE 17th International Mixed-Signals, Sensors and Systems Test Workshop, 2011.
DOI : 10.1109/IMS3TW.2011.19
URL : https://hal.archives-ouvertes.fr/hal-00649691

A. Marshall and I. Olkin, Families of Multivariate Distributions, Journal of the American Statistical Association, vol.19, issue.403, pp.83-403, 1988.
DOI : 10.1080/01621459.1988.10478671

D. G. Clayton, A model for association in bivariate life tables and its application in epidemiological studies of familial tendency in chronic disease incidence, Biometrika, vol.65, issue.1, pp.141-151, 1978.
DOI : 10.1093/biomet/65.1.141

C. Genest and R. J. Mackay, Copules archim??diennes et families de lois bidimensionnelles dont les marges sont donn??es, Canadian Journal of Statistics, vol.21, issue.2, pp.145-159, 1986.
DOI : 10.2307/3314660

L. Lizarraga, S. Mir, and G. Sicard, Experimental Validation of a BIST Technique for CMOS Active Pixel Sensors, the 27th IEEE VLSI Test Symposium VTS, pp.189-194, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00419048